We use cookies. Find out more about it here. By continuing to browse this site you are agreeing to our use of cookies.
#alert
Back to search results
New

SoC Design Verification Engineer

Advanced Micro Devices, Inc.
$159,840.00/Yr.-$239,760.00/Yr.
United States, California, San Jose
2100 Logic Drive (Show on map)
Feb 20, 2026


WHAT YOU DO AT AMD CHANGES EVERYTHING

At AMD, our mission is to build great products that accelerate next-generation computing experiences-from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you'll discover the real differentiator is our culture. We push the limits of innovation to solve the world's most important challenges-striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career.

THE ROLE:

We are looking for an adaptive, self-motivated design verification engineer to join our growing team. As a key contributor, you will be part of a SOC team to drive and improve AMD's abilities to deliver the highest quality, industry-leading technologies to market. The Verification Engineering team furthers and encourages continuous technical innovation to showcase successes as well as facilitate continuous career development.

THE PERSON:

You have a passion for modern, complex processor architecture, digital design, and verification in general. You are a team player who has excellent communication skills and experience collaborating with other engineers located in different sites/time zones. You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems.

KEY RESPONSIBILITIES:

  • Develop/Maintain tests for functional verification and performance verification at the core and SOC level
  • Build testbench components to support the next generation IP
  • Maintain or improve current test libraries to support IP level testing
  • Responsible for closing verification quality metrics like pass rates, code coverage and functional coverage
  • Provide technical support to other teams

PREFERRED EXPERIENCE:

  • Good understanding of SOC architecture, computer architecture, especially CPU/DSP processors.
  • Strong coding skills in Verilog/System Verilog, UVM, C/C++, Scripting languages such as Perl/Python.
  • Strong analytical problem solving skills, attention to detail
  • Good understanding in design flow, verification methodology and general computational logic design/verification concepts
  • Excellent written and verbal communication skills
  • Excellent interpersonal skills, self-motivated
  • Prior experience to industry standard protocols such as AXI, AHB, PCIE, DDR etc. will be an advantage

ACADEMIC CREDENTIALS:

  • Bachelors orMastersdegree in computer engineering/Electrical Engineering

LOCATION: San Jose, CA

#LI-DW1

#LI-HYBRID

This role is not eligible for visa sponsorship.

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants' needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD's "Responsible AI Policy" is available here.

This posting is for an existing vacancy.

Applied = 0

(web-54bd5f4dd9-lsfmg)