We use cookies. Find out more about it here. By continuing to browse this site you are agreeing to our use of cookies.
#alert
Back to search results
New

Senior Staff Analog Design Engineer- 16906

Synopsys
$159000-$239000
United States, California, Sunnyvale
Jun 06, 2026
Date posted 04/09/2026

Category Engineering
Hire Type Employee
Job ID 16906
Base Salary Range $159000-$239000
Remote Eligible No
Date Posted 04/09/2026

We Are

Synopsys is the leader in engineering solutions from silicon to systems, enabling customers to rapidly innovate AI-powered products. We deliver industry-leading silicon design, IP, simulation and analysis solutions, and design services. We partner closely with our customers across a wide range of industries to maximize their R&D capability and productivity, powering innovation today that ignites the ingenuity of tomorrow.

You Are

You have spent years designing analog circuits that perform reliably in production silicon, not just in simulation. You understand that architectural decisions made early determine whether a transceiver meets its power and performance targets. Reading D2D standards like UCIe, you identify opportunities where circuit innovation can recover area or power. You have debugged post-silicon issues, presented technical results to customers, and know that layout planning is integral to circuit performance. Mentoring engineers comes naturally to you, and you take pride in building team capability while delivering results.

What You'll Be Doing

  • Develop transceiver architectures and sub-block specifications based on UCIe and D2D standards
  • Design analog circuits for high-speed Die-to-Die interconnect IP, including clock recovery, equalization, and bias blocks
  • Conduct system modeling, margin analysis, and jitter budgeting to validate design robustness
  • Oversee PHY-level layout to minimize parasitics and process variation impact
  • Present simulation results to internal teams, customers, and industry forums
  • Analyze post-silicon data and propose design enhancements
  • Mentor global design team members and conduct technical design reviews

The Impact You Will Have

  • Define architectures that deliver significant improvements in power, area, and performance for chiplet interconnects
  • Enable customer success by delivering production-ready Die-to-Die IP
  • Reduce design cycle time through streamlined verification and design methodologies
  • Influence industry direction through technical engagement and standards participation
  • Build design expertise across the global organization
  • Accelerate customer time-to-market with reliable, high-margin IP solutions

What You'll Need

  • Bachelor's or Master's degree in Electrical Engineering with 8+ years of analog circuit design experience
  • Expertise in high-speed transceiver design including SerDes or D2D interfaces
  • Strong foundation in system modeling, jitter analysis, and margin budgeting
  • Proven experience taking circuits from architecture through post-silicon validation
  • Familiarity with industry standards such as UCIe or PCIe
  • Experience collaborating across distributed, cross-functional teams

Who You Are

  • You identify architectural issues quickly and communicate solutions clearly
  • You consider layout and parasitics during schematic design
  • You present complex technical trade-offs effectively to customers and leadership
  • You mentor engineers with patience and clarity
  • You prioritize design margin over schedule pressure when necessary
  • You stay current on industry trends and emerging technologies

The Team You'll Be Part Of

Your recruiter will share more about the team structure and mission during the interview process.

Rewards and Benefits

We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.

At Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability.

In addition to the base salary, this role may be eligible for an annual bonus, equity, and other discretionary bonuses. Synopsys offers comprehensive health, wellness, and financial benefits as part of a competitive total rewards package. The actual compensation offered will be based on a number of job-related factors, including location, skills, experience, and education. Your recruiter can share more specific details on the total rewards package upon request. The base salary range for this role is across the U.S.

Applied = 0

(web-77cf7d65c7-wmmd7)